BI

10

15

20

IN THE CLAIMS

Please amend the Claims as follows:

1. (AMENDED) A method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating

layer overlying a semiconductor substrate;

depositing an organic dielectric layer overlying

said insulating layer;

depositing an inorganic dielectric layer overlying said organic dielectric layer wherein no etch stop layer is formed between said organic dielectric layer and said inorganic dielectric layer;

etching a via pattern into said inorganic dielectric layer;

etching said via pattern into said organic dielectric layer using patterned said inorganic dielectric layer as a mask; and

thereafter etching a trench pattern into said inorganic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

. 2

3. (AMENDED) The method according to Claim 1 wherein said organic dielectric layer comprises polyimides, HOSP, SILK, FLARE, benzocyclobutene (BCB), methylsilsesquioxane (MSQ), or organic polymers.

12

4. (AMENDED) The method according to Claim 1 wherein said inorganic dielectric layer comprises CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped FSG, nitrogen-doped FSG, Z3MS, XLK, or hydrogen silsesquioxane (HSQ).

6. (AMENDED) A method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating layer overlying a semiconductor substrate; depositing an organic dielectric layer overlying

said insulating layer;

depositing an inorganic dielectric layer overlying said organic dielectric layer wherein no etch stop layer is formed between said organic dielectric layer and said inorganic dielectric layer;

etching a trench pattern into said inorganic dielectric layer; and

thereafter etching a via pattern through said

13

10

15

Azerd

inorganic dielectric layer and said organic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

8. (AMENDED) The method according to Claim 6 wherein said organic dielectric layer comprises polyimides, HOSP, SILK, FLARE, benzocyclobutene (BCB), methylsilsesquioxane (MSQ), or organic polymers.

Xy

9. (AMENDED) The method according to Claim 6 wherein said inorganic dielectric layer comprises CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped FSG, nitrogen-doped FSG, Z3MS, XLK, or hydrogen silsesquioxane (HSQ).

openings in the fabrication of an integrated circuit device comprising:

K5 5

providing metal lines covered by an insulating layer overlying a semiconductor substrate;

depositing an organic dielectric layer overlying said insulating layer;

depositing an inorganic dielectric layer overlying said organic dielectric layer wherein no etch stop layer

is formed between said organic dielectric layer and said inorganic dielectric layer;

etching a via pattern into said inorganic dielectric layer; and

simultaneously etching said via pattern into said organic dielectric layer and etching a trench pattern into said inorganic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

13. (AMENDED) The method according to Claim 11 wherein said organic dielectric layer comprises polyimides, HOSP, SILK, FLARE, benzocyclobutene (BCB), methylsilsesquioxane (MSQ), or organic polymers.

14. (AMENDED) The method according to Claim 11 wherein said inorganic dielectric layer comprises CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped FSG, nitrogen-doped FSG, Z3MS, XLK, or hydrogen silsesquioxane (HSQ).

16. (AMENDED) A method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating

2 0 1

X6

10

5 layer overlying a semiconductor substrate;

depositing an inorganic dielectric layer overlying said insulating layer;

depositing an organic dielectric layer overlying said inorganic dielectric layer wherein no etch stop layer is formed between said inorganic dielectric layer and said organic dielectric layer;

etching a via pattern into said organic dielectric layer;

etching said via pattern into said inorganic

15 dielectric layer using patterned said organic dielectric layer as a mask; and

thereafter etching a trench pattern into said organic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device

18. (AMENDED) The method according to Claim 16 wherein said inorganic dielectric layer comprises CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped FSG, nitrogen-doped FSG, Z3MS, XLK, or hydrogen silsesquioxane (HSQ).

19. (AMENDED) The method according to Claim 16 wherein said organic dielectric layer comprises polyimides,

20

J8

Asus

HOSP, SILK, FLARE, benzocyclobutene (BCB),
methylsilsesquioxane (MSQ), or organic polymers.

135

5

10

15

21. (AMENDED) A method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating layer overlying a semiconductor substrate;

depositing an inorganic dielectric layer overlying said insulating layer;

depositing an organic dielectric layer overlying said inorganic dielectric layer wherein no etch stop layer is formed between said inorganic dielectric layer and said organic dielectric layer;

etching a trench pattern into said organic dielectric layer; and

thereafter etching a via pattern through said organic dielectric layer and said inorganic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

Aio

23. (AMENDED) The method according to Claim 21 wherein said inorganic dielectric layer comprises CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped

FSG, nitrogen-doped FSG, Z3MS, XLK, or hydrogen silsesquioxane (HSQ).

King

24. (AMENDED) The method according to Claim 21 wherein said organic dielectric layer comprises polyimides, HOSP, SILK, FLARE, benzocyclobutene (BCB), methylsilsesquioxane (MSQ), or organic polymers.

13 Pm

5

10

26. (AMENDED) A method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating layer overlying a semiconductor substrate;

depositing an inorganic dielectric layer overlying said insulating layer;

depositing an organic dielectric layer overlying said inorganic dielectric layer wherein no etch stop layer is formed between said inorganic dielectric layer and said organic dielectric layer;

etching a via pattern into said organic dielectric layer; and

simultaneously etching said via pattern into said

inorganic dielectric layer and etching a trench pattern

into said organic dielectric layer to complete said

forming of said dual damascene openings in the

1,